
















TABLE OF CONTENTS


SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	IOC	26	SMALL FAN REGULATORS
2	NAI000 /PCn Interface	27	NAI000 DECAPS
3	NAI000 /PCn	28	NAI000 POWER
4	NAI000 /SFA	29	NAI000 GND
5	NAI000 MEM CHRG	30	POWER MANAGEMENT
6	NAI000 MEM CHRG	31	SAD & SBRACO
7	NAI000 MEM CHRG	32	MECHANICAL & THERMAL
8	NAI000 MEM CHRG	33	DEBUG
9	GD000 MEM CHRG	34	BLOCK DIAGRAM
10	GD000 MEM CHRG	35	ROUSON HISTORY
11	GD000 MEM CHRG		
12	GD000 MEM CHRG		
13	NAI000 TMCPA - GP		
14	NAI000 TMCPA - HDMI		
15	NAI000 TMCPA - GP GP		
16	TMCP & SOC CONTROLLER		
17	VE000 /GFX PHASES 1 and 5		
18	VE000 /GFX PHASES 1 and 4		
19	VE000 /GFX PHASES 6 and 7		
20	VE000 /GFX PHASES 6 and VE000_SOC		
21	MVED_VEDD0 CONTROLLER		
22	REG VEDD0		
23	REG VEDD0		
24	REG 0.75V		
25	REG 1.0V		








User	Internal Default Value	Definition	
BIF		0	STRAP_BIF_GENA_DIS_A 1. STRAP BIF is enabled 0. STRAP BIF is not enabled
		0	PINSTRAP_BIF_CLK_PM_EN 0. PINSTRAP_BIF_CLK_PM is enabled 1. PINSTRAP_BIF_CLK_PM is not enabled
		0	PINSTRAP_BIF_LC_TX_SWING
		0	PINSTRAP_BIF_VGA_DIS 0. VGA controller is enabled 1. The device will be programmed to support VGA controller
DCE		0	PINSTRAP_AUD_PORT_CONN[2] Number of audio-capable display outputs
		0	PINSTRAP_AUD[1:0] 0. All displays connected 1. 1 display connected 2. 2 displays connected 3. 3 displays connected 4. 4 displays connected
		0	PINSTRAP_AUD[1:0] 1. Audio for DisplayPort only 2. Audio for DisplayPort and HDMI (designs in silicon) 3. Audio for DisplayPort and legacy HDMI
		0	PINSTRAP_AUD[1:0] 1. Audio for DisplayPort only 2. Audio for DisplayPort and HDMI (designs in silicon) 3. Audio for DisplayPort and legacy HDMI
Platform		0	PINSTRAP_AUD[1:0] 1. Audio for DisplayPort only 2. Audio for DisplayPort and HDMI (designs in silicon) 3. Audio for DisplayPort and legacy HDMI
		0	PINSTRAP_AUD[1:0] 1. Audio for DisplayPort only 2. Audio for DisplayPort and HDMI (designs in silicon) 3. Audio for DisplayPort and legacy HDMI
		0	PINSTRAP_AUD[1:0] 1. Audio for DisplayPort only 2. Audio for DisplayPort and HDMI (designs in silicon) 3. Audio for DisplayPort and legacy HDMI
		0	PINSTRAP_AUD[1:0] 1. Audio for DisplayPort only 2. Audio for DisplayPort and HDMI (designs in silicon) 3. Audio for DisplayPort and legacy HDMI
S&U		1	PINSTRAP_SMBUS_ADDR 0. I2C1 1. I2C0
		1	PINSTRAP_SMBUS_ADDR 0. I2C1 1. I2C0
		1	PINSTRAP_SMBUS_ADDR 0. I2C1 1. I2C0
		1	PINSTRAP_SMBUS_ADDR 0. I2C1 1. I2C0























NAV110 TMDP C/D





(9) NAVI10 TMDP E/F
































REGULATOR FOR -5V RAILS  
I<sub>OUT</sub> = 50mA














00017967 MS1 CONFIDENTIAL  
RD (C) 2019090501 jonepei (裴亮樂)  
阿鋒 RMA工程課  
(00068760)













MSI CONFIDENTIAL  
00017967 jonepei (裴亮樂)  
RD(C)2019090501 RMA工程師  
石阿鋒 (00068760)









MSI

CONFIDENTIAL

jonepei (裴亮樂)


RMA 工程師


(00068760)

00017967


RD(C)2019090501


石阿鋒




AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA, 201203			<p>CONFIDENTIAL AND PROPRIETARY TO AMD OR AMD'S DESIGN ORS. Copyright © 2012 AMD or its design ors. All rights reserved. This document contains confidential information of AMD or its design ors. It is not to be distributed, copied, or used in any manner without the prior written permission of AMD or its design ors. This document is for internal use only and is not to be released to the public or any third party without the prior written permission of AMD or its design ors.</p>	
SHEET	NAVI10MEM000		REV	1.0
DATE	Mon Apr 16 09:57:57 2012			
SHEET NUMBER	6	OF	35	
DOCUMENT NUMBER	REL_01004_001			
NOTES	NOTE			

TITLE	NAVI10 G6X16Mode DP DP HDMI DP
-------	--------------------------------



AMD - PLATFORM HARDWARE ENG #48, No.1387, ZHANGDONG ROAD SHANGHAI, CHINA, 201303					<p>CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS DOCUMENT IS UNCLASSIFIED BY THE U.S. GOVERNMENT ON 08/20/2013 UNDER E.O. 13526, WHICH SUPERSEDES E.O. 12958. THIS DOCUMENT IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE.</p>
SHEET: NAVI10MEMCH07					
DATE: Mon-Apr 15 16:27:57 2016			REV: 1.0		
SHEET NUMBER: 7			OF: 35		
DOCUMENT NUMBER: NLS_01004_001			TITLE: NAVI10 G6X16Mode DP DP HDMI DP		
NOTES: NOTE					

[illegible]